Abstract. At CT-RSA 2014 Bai and Galbraith proposed a lattice-based signature scheme optimized for short signatures and with a security reduction to hard standard lattice problems. In this work we first refine the security analysis of the original work and propose a new 128-bit secure parameter set chosen for software efficiency. Moreover, we increase the acceptance probability of the signing algorithm through an improved rejection condition on the secret keys. Our software implementation targeting Intel CPUs with AVX/AVX2 and ARM CPUs with NEON vector instructions shows that even though we do not rely on ideal lattices, we are able to achieve high performance. For this we optimize the matrixvector operations and several other aspects of the scheme and finally compare our work with the state of the art.
Introduction
Most practical lattice-based signatures [7, 16, 21] , proposed as post-quantum [9] alternatives to RSA and ECDSA, are currently instantiated and implemented using structured ideal lattices [30] corresponding to ideals in rings of the form Z[x]/ f , where f is a degree-n irreducible polynomial (usually f = x n + 1). With those schemes one is able to achieve high speeds on several architectures as well as reasonably small signatures and key sizes. However, while no attacks are known that perform significantly better against schemes based on ideal lattices, it is still possible that further cryptanalysis will be able to exploit the additional structure 4 . Especially, if long-term security is an issue, it seems that standard lattices and the associated problems-e.g., the Learning With Errors (LWE) [34] or the Small Integer Solution (SIS) problem-offer more confidence than their ring counterparts.
The situation for code-based cryptography [9] is somewhat similar. The use of more structured codes, such as quasi-dyadic Goppa codes [31] , has been the target of an algebraic attack [15] which is effective against certain (but not all) proposed parameters. This is an indication that the additional structure used to improve the efficiency of such cryptosystems might be also used by adversaries to improve their attack strategies. Moreover, basing a scheme on the plain LWE or SIS problem seems much more secure than using stronger assumptions on top of ideal lattices like the discrete-compact-knapsack (DCK) [21] or NTRU-related assumptions [16] that have not been studied extensively so far.
While results for ideal-lattice-based signatures have been published recently [11, 22, 32, 33] , currently no research is available dealing with implementation and performance issues of standard-lattice-based signatures. While the large keys of such schemes might prevent their adoption on constrained devices or reconfigurable hardware, the size of the keys is much less an issue on current multi-core CPUs which have access to large amounts of memory. In this context, the scheme by Bai and Galbraith [6] (from now on referred to as BG signature) is an interesting proposal as it achieves small signatures and is based on the standard LWE and SIS problems.
An interesting question arising is also the performance of schemes based on standard lattices and how to choose parameters for high performance. While FFT-techniques have been used successfully for ideal lattices on various architectures [22, 35] there are no fast algorithms to speed up the necessary matrixvector arithmetic. However, matrix-vector operations can be parallelized very efficiently and there are no direct restrictions on the parameters (for efficiency of ideal lattices n is usually chosen as power of two) so that there is still hope for high speed. The only results currently available dealing with the implementation of standard lattice-based instantiations rely on arithmetic libraries [7, 20] and can thus not fully utilize the power of their target architectures.
An additional feature of the BG signature is that sampling of Gaussian noise is only needed during the much less performance-critical key-generation phase but not for signing 5 . While there was some progress on techniques for efficient discrete Gaussian sampling [16, 17, 33] it is still not known how to implement the sampling efficiently 6 without leaking information on the sampled values through the runtime of the signing process (contrary to uniform sampling [22] ).
While we cannot present a direct attack, careful observation of the runtime of software implementations (even remotely over a network) has led to various attacks in the past and thus it is desirable to achieve constant runtime or at least a timing independent from secret data [13, 25] .
Our Contribution. The contribution of this paper is twofold. First, we study the parameter selection of the BG signature scheme in more detail than in the original paper and assess its security level 7 . Based on our analysis of the currently most efficient attack we provide a new 128-bit security parameter set chosen for efficient software implementation and long-term security. We compare the runtimes of several attacks on LWE with and without a limit on the number of samples available. Since the behavior of the attacks in a suboptimal attack dimension is not well understood at this point, our analysis may be of independent interest for the hardness assessment of other LWE instances. Additionally, we introduce an optimized rejection sampling procedure and rearrange operations in the signature scheme.
The second part of the paper deals with the implementation of this parameter set on the ARM NEON and Intel AVX architectures optimized for high speed. By using parallelization, interleaving, and vectorization we achieve on average 1203924 cycles for signing and 335072 cycles for verification on the Haswell architecture. This corresponds to roughly 2824 signing and 10147 verification operations per second on one core of a CPU clocked with 3.4 GHz. While we do not set a speed record for general lattices, we are able to present the currently fastest implementation of a lattice-bases signature scheme that relies solely on standard assumptions and is competitive in terms of performance compared to classical and post-quantum signature schemes.
Availability of software. We will place all software described in this paper into the public domain to maximize reusability of our results. We will submit the software to the eBACS benchmarking project [10] for public benchmarking.
Road map. The paper is organized as follows: In Section 3 we introduce the original BG signature scheme and our modifications for efficiency. The security analysis is revisited and appropriate parameters are selected in Section 4. In Section 5 we discuss our NEON and AVX software implementation and finish with results and a comparison in Section 6. 6 A software implementation of a constant time discrete Gaussian sampler using the Cumulative Distribution Table ( CDT) approach was recently proposed by Bos et al. [12] . However, even for the small standard deviation required for lattice-based encryption schemes, the constant time requirement leads to a significant overhead. 7 We note here that there was some vagueness in the parameter selection in the original work [6] , also noticed later by the authors of the paper [5] .
Preliminaries
Notation. We mainly follow the notation of [6] and denote column vectors by bold lower case letters (e.g., v = (v 1 , . . . , v n ) T where v T is the transpose) and matrices by bold upper case letters (e.g., M). The centered discrete Gaussian distribution D σ for σ > 0 associates the probability ρ σ (x)/ρ σ (Z) to x ∈ Z for ρ σ (x) = exp( 
Throughout this paper we are mostly concerned with q-ary lattices Λ ⊥ q (A) and Λ q (A), where q = poly(n) denotes a polynomially bounded modulus and A ∈ Z n×m q is an arbitrary matrix.
By λ i (Λ) we denote the i-th successive minimum, which is the smallest radius r such there exist i linearly independent vectors of norm r (typically l 2 norm) in Λ. For instance, λ 1 (Λ) = min
||x|| 2 denotes the minimum distance of a lattice determined by the length of its shortest nonzero vector.
The SIS and LWE Problem. In the following we recall the main problems used in order to construct secure lattice-based cryptographic schemes.
Definition 1 (SIS-Problem). Given a matrix
, a modulus q > 0, and a real β, the small-integer-solution problem (l-norm typically l = 2) SIS n,m,β asks to find a vector x such that Ax ≡ 0 mod q and ||x|| l ≤ β .
Let χ be a distribution over Z. We define by A s,χ the distribution of (a, a · s + e) ∈ Z n q × Z q for n, q > 0, where a $ ← Z n q is chosen uniformly at random and e ← χ.
Definition 2 (LWE-Problem). For a modulus q = poly(n) and given vectors (a i , b i ) ∈ Z n q × Z q sampled according to A s,χ the learning-with-errors problem LWE χ,q asks to distinguish A s,χ , where s is chosen uniformly at random, from the uniform distribution on Z n q × Z q .
It is also possible to sample s according to the error distribution χ n [3] .
Departing from the original definition of LWE, that gives access to arbitrary many samples, an attacker has often only access to a maximum number of samples. Typically, this number of samples is denoted by m. In this case, one typically "collects" all samples
, and the LWE problem is to decide whether the entries of b were sampled uniformly at random and independently from A or according to the LWE distribution.
The Bai-Galbraith Signature Scheme
The Bai-Galbraith digital signature scheme [6] (BG signature) is based on the Fiat-Shamir paradigm which transforms an identification scheme into a signature scheme [18] and closely follows previous proposals by Lyubashevsky et al. [16, 21, 28, 29] . The hardness of breaking the BG signature scheme, in the random oracle model, is reduced to the hardness of solving standard worst-case computational assumptions on lattices. The explicit design goal of Bai and Galbraith is having short signatures.
Description of the BG Signature Scheme
For easy reference, the key generation, signing, and the verification algorithm of the BG signature scheme are given in Figure 1 . Our proposed parameter set is summarized in Table 1 . An analysis of the original parameter sets can be found in the full online version of this paper. However, the algorithms have been simplified and redundant definitions have been removed (e.g., we just use σ as standard deviation and do not differentiate between σ E , σ S and set n = k).
During key generation two secret matrices S ∈ Z n×n , E ∈ Z m×n are sampled from a discrete Gaussian distribution D n×n σ and D m×n σ , respectively. A rejection condition Check_E enforces certain constraints on E, which are necessary for correctness and short signatures (see Section 3.2). Finally, the public key T = AS + E and the secret key matrices S, E are returned where AS is the only matrix-matrix multiplication necessary in the scheme. As we choose A ∈ Z m×n as a global constant, it does not have to be sampled during key generation and is also not included in the public key and secret key.
For signing, the global constant A as well as secret keys S, E are required (no usage of T in this variant). The vector y is sampled uniformly random from
n . For the instantiation of the random oracle H (using a hash function) only the higher order bits of Ay are taken into account and hashed together with the message µ. The algorithm F (c) takes the binary output of the hash c and produces a vector c of weight ω (see [16] for a definition of F (c)). In a different way than [6] w is computed following an idea that has also been applied in [21] . Instead of computing w = Az − Tc ( mod q) we calculate w = v − Ec ( mod q), where v = Ay (mod q). This is also the reason why E has to be included into the secret key sk = (S, E) ∈ Z n×n ×Z m×n . Thus, the large public key T ∈ Z m×n is not needed anymore for signing and the operations become simpler (see further discussion in Section 5). The test whether
The BG signature scheme [6] ; see Section 3.2 for implementations of check_E.
in [6] ) ensures that the signature verification will not fail on a generated signature (w is never released) and the last line ensures that the signature is uniformly distributed within the allowed range
For verification the higher order bits of w = Az − Tc = Ay − Ec are hashed and a valid signature (z, c) is accepted if and only if z is small, i.e., ||z|| ∞ ≤ B−U , and c = c for c := H( w d , µ). For the security proof and standard attacks we refer to the original work [6] .
Optimizing Rejection Sampling
In the original signature scheme [6] Check_E BG restarts the key generation if |E i,j | > 7σ for any (i, j) and the rejection condition in Line 7 of Sign is
. This ensures that it always holds that Ay d = Ay − Ec d and thus verification works even for the short signature. However, in practice the acceptance probability of (1 − 14ωσ/2 d ) m has a serious impact on performance and leaves much room for improvement. On first sight it would seem most efficient to test during signing whether Ay d = Ay − Ec d and just reject signatures that would not be verifiable. However, in this case the proof structure given in the full version of [6] does not work anymore. In Game 1, sign queries are replaced by a simulation (in the random oracle model) which is not allowed to use the secret key and later on has to produce valid signatures even for an invalidly chosen public key (Game 2).
Our optimization (similar to [16] ) is to reject E during key generation only if the error generated by Ec in Ay d = Ay − Ec d for the worst-case c is larger than a threshold L. Thus, our Check_E new algorithm works the following: Using max k (·) which returns the k-th largest value of a vector we compute
where E h is the h-th row of E and reject if one or more t h are larger than L. Thus the rejection probability for the close-to-uniform w is independent of c and E and does not leak any information. When L is chosen such that only a small percentage of secret keys are rejected the LWE instances generated by the public key are still hard due to the same argument on the bounded number of samples as in [6, 16] . The acceptance probability of w in Line 7 of Sign is (1 − 2L/2 d ) m . Table 1 shows concrete values for our choice of L new and the original L BG .
Security Analysis and Parameter Selection
In the original work [6] , Bai and Galbraith proposed five different parameter sets to instantiate their signature scheme. In this section we revisit their security analysis and propose a new instantiation that is optimized for software implementations on modern server and desktop computers (Intel/AMD) and also mobile processors (ARM). The security analysis has been refined due to the following reasons: First, a small negligence in the assessment of the underlying LWE instances leads to a slightly wrong hardness estimation, which was acknowledged by the authors after publication [5] . Second, an important attack, namely the decoding attack, was not considered in [6] . We justify that indeed the decoding attack is less efficient than the one considered if one takes into account the limited number of samples m given to the attack algorithms.
In Table 1 we propose a parameter set for an instantiation of the signature scheme from Section 3 with 128 bits of security, for which we provide evidence in the next section.
Hardness of LWE
The decoding attack dates back to the nearest-plane algorithm by Babai [4] and was further improved by Lindner and Peikert in [26] and Liu and Nguyen in [27] . While it is often the fastest known approach, it turns out that it is not very suitable for our instances, because an attacker has only access to a few samples. Thus we concentrate on the embedding approach here and an analysis of the behavior of the decoding attack can be found in Appendix A.
The embedding approach solves LWE via a reduction to the unique-shortestvector problem (uSVP). We will analyze two variants, the standard embedding approach [26] and the variant that is very suitable for LWE instances with small m that was already considered in [6] . Unfortunately, it is necessary to re-do the analysis, because the hardness evaluation in the original work [6] set some constant -namely τ -in the attack wrong yielding up to 17 bits more security for their parameters than actually offered. We will focus on the security of our parameter set in this section. Updated values for some of the parameter sets proposed in the original paper can be found in the full version of this paper.
Embedding approach. Given an LWE instance (A, b) such that As = b mod q, the idea of the embedding approach proposed in [19] is to use the em- Table 1 : The parameter set we use for 128 bits of security. Note that signature and key sizes refer to fully compressed signature and keys. Our software uses slightly a larger (padded) signature and keys to support faster loads and stores aligned to byte boundaries. bedding lattice Λ q (A e ) defined as
Parameter Selection
where A e = A b 0 1 . Throughout the paper the subscript stands for the technique used in an attack such as e denoting the standard embedding approach. Since
v is a very short lattice vector, one can apply a solver for uSVP to recover e. We estimate the norm of v via ||v|| ≈ ||e|| ≈ √ mσ E , and for the determinant of the lattice we have det(Λ q (A e )) = q m+1−n with very high probability [9] . It is known that the hardness of uSVP depends on the gap between the first and the second successive minimum λ 1 (Λ) and λ 2 (Λ), respectively. Gama and Nguyen [19] claim that an attack with a lattice-reduction algorithm that achieves Hermite factor δ succeeds with high probability if where τ ≈ 0.4 is a constant that depends on the reduction algorithm used. In fact, this factor is missing in the analysis by Bai and Galbraith, which causes too optimistic (i.e., too large) runtime predictions.
The successive minima of a random lattice Λ can be predicted by the Gaussian heuristic via
Consequently, a particular short vector v of length ||v|| = l can be found if
We can therefore estimate the necessary Hermite delta to break LWE with the embedding approach to be
, where the dimension is set to dim(Λ q (A e )) = m + 1. Note that it is possible to apply this attack in a smaller subdimension. In fact, there exists an optimal dimension that minimizes δ in Equation (1). Our parameters, however, do not provide enough LWE samples to allow an attack in the optimal dimension, and in this case choosing the highest possible dimension seems to be optimal. To achieve a small Hermite delta, it is necessary to run a basis-reduction algorithm like BKZ [37] or its successor BKZ 2.0 [14] . Lindner and Peikert [26] proposed the function log 2 (T (δ)) = 1.8/ log 2 (δ) − 110 to predict the time necessary to achieve a given Hermite delta by BKZ. More recently, Albrecht et al. [2] proposed the prediction log 2 (T (δ)) = 0.009/ log 2 (δ) 2 − 27 based on data taken from experiments with BKZ 2.0 [27] . We will stick to this estimation in the following, since it takes more recent improvements into consideration. Combining it with the fact that they run their experiments on a machine that performs about 2.3 · 10 9 operations per second, we estimate the number of operations necessary to achieve a given Hermite factor with
We can therefore conclude that our LWE instance provides about 192 bits of security against the embedding attack, which corresponds to a Hermite delta of approximately 1.0048. The efficacy of the standard embedding approach decreases significantly if the instance does not provide enough samples for the attack to run in the optimal dimension. Another attack, which is very suitable for LWE instances with few samples, reduces LWE to an uSVP instance defined by the lattice
we use the index o because this attack runs in the lattice of the vectors that are orthogonal to A o ). The main advantage of this attack is that it runs in dimension n + m + 1 (recall that the standard embedding approach runs in dimension m + 1).
is a small vector in the lattice. We estimate its length via ||v|| ≈ ||s|| 2 + ||e|| 2 ≈ √ m + n · σ. Since det(Λ q (A o )) = q m with high probability [9] , Equation (1) predicts the necessary Hermite delta to be approximately
Using Equation (2), we can estimate the hardness of our instance against this attack to be about 130 bits (the Hermite delta is close to 1.0059).
Hardness of SIS
Instead of recovering the secret key, which corresponds to solving an instance of LWE, an attacker could also try to forge a signature directly and thus solve an SIS instance. We predict the hardness of SIS for the well-known lattice-reduction attack (see for example [9] ) like it was done in [6] . This attack views SIS as a variant of the (approximate) shortest-vector problem and finds the short vector by applying a basis reduction. Forging a signature through this attack requires to find a reduced basis with Hermite factor
with D = (max(2B, 2 d−1 ) + 2E ω) for E satisfying (2E ) m+n ≥ q m 2 132 . Applying Equation (2), we estimate that a successful forger requires to perform about 2 159 operations (see Table 2 ).
An Instantiation for Software Efficiency
Choosing optimal parameters for the scheme is a non-trivial multi-dimensional optimization problem and our final parameter set is given in Table 1 . Since the probability that the encoding function F maps two random elements to the same value must be negligible (i.e. smaller than 2 −128 ), we choose ω such that 2 ω n ω ≥ 2 128 . Since Sc is distributed according to a Gaussian distribution with parameter √ ωσ, we can bound its entries by 14 √ ωσ. Consequently, B − U is lower bounded by 14 √ ωσ(n − 1) such that the acceptance probability of a signature P acc (Line 8 in Figure 1 ) is at least
The next important choice to be made is the value for the parameter d. It has a determining influence on the trade-off between runtime and key sizes: The success probability in the signing algorithm (Line 7 in Figure 1 ) is given by (1−2L/2 d ) m , which means that large values for d lead to a high success probability, and thereby to fewer rejections implying better running times. On the other hand, the security proof requires (2B) n q m−n ≥ 2 (d+1)m+κ to be satisfied, which means that increasing d implies larger values for q, hence, worsening runtime and key sizes.
Our goal is to come up with a parameter set that ensures at least 128 bits of security. We will focus on n,m and σ in this paragraph, since the other parameters depend on them. For easy modular reduction we choose a modulus slightly smaller than a power of two (like 2 29 −3). Furthermore, dimensions n resp. m are multiples of 4 to support four parallel operations in vector registers. In a way, n determines the overall security level, and the choice of σ and n can be used to balance the security of the scheme and the size of the second-order parameters q and B. Using our parameters we have set L = L new = 3ωσ and thus reject a secret key with probability 0.025 and accept with probability
where we get ≈ 0.63 instead of ≈ 0.34 for L BG = 7σω.
For instance, Figure 2 shows for n = 532 how the lower bound on q depends on σ for various values of m. Since too small values of σ lead to LWE-instances that are significantly easier than 128 bits, the best possible choice that allows q = 2 29 − 3 is m = 840 and σ = 43. We further choose n = 532 which leads to ω = 18. This results in the lower bound log 2 (B) ≥ 20.4, which allows our choice B = 2 21 − 1.
Implementation Details
In this section we discuss our techniques used for high performance on modern desktop and mobile CPUs with fast vector units. More specifically, we optimized the signature scheme for Intel Ivy Bridge CPUs with AVX, for Intel Haswell CPUs with AVX2 and for ARMv7 CPUs with NEON vector instructions. We first describe various high-level (platform-independent) optimizations for signing and verification and then detail the low-level implementation techniques for the three target platforms. Our implementation only optimizes signing and verification speeds; our implementation includes a (slow) routine for key generation but we will not discuss key generation here.
High-Level Optimizations
Regarding platform independent high-level optimizations we follow the approach from [22] and would like to emphasize the changes to the algorithm (adding E to the private key and choosing A as global constant) and improved rejection sampling (usage of L new ) as discussed in Section 3. For uniform sampling of y
n during signing we rely on the hybrid approach of seeding the Salsa20 stream cipher using true randomness from the Linux random number [22] . As B = 2 21 −1 we sample 3n+68 uniform bytes at once using Salsa20 and construct a sample r from 3 bytes each. By computing r = r mod 2 22 we bring r into the range [0, 2 22 − 1], reject if r = 2 22 − 1 and return r − (2 22 − 1). The probability to discard an element is 2 −22 and by oversampling 68 bytes it is highly unlikely that we have to sample additional randomness. We also exploit that c is sparse with weight ω. Thus, we store c not as a vector but as list with ω tuples containing the position and sign bits of entries which are non zero. Additionally, when multiplying c with S and E, only a small subset of coefficients from S, E is actually needed. As a consequence, we do not unpack the whole matrices S, E from the binary representation of the secret key (which is the usual approach) but just the coefficients that are required in this case. Additionally, during signing we perform rejection sampling on w before we actually compute v in order to be able to abort as early as possible (without leaking timing information). For  hashing H( v d , µ) and H( w d , µ) , respectively, we pack the input to the hash function after extraction of higher-order bits in order to keep the input buffer to the hash function as small as possible.
Low-Level Optimizations in AVX and AVX2
With the Sandy Bridge microarchitecture, Intel introduced the AVX instruction set. AVX extends the 16 128-bit XMM vector registers of the SSE instruction set to 256-bit YMM registers. Arithmetic instructions treat these registers either as vectors of 4 double-precision or 8-single precision floating-point numbers. Each cycle, the Intel Sandy Bridge and later Ivy Bridge CPUs can issue one addition instruction and one multiplication instruction on those vectors. The power of these vector-arithmetic units was exploited by [22] to achieve very high speeds for GLP signatures. We also use these floating-point vector operations for our software. With the Haswell microarchitecture, Intel introduced AVX2, which extends the AVX instruction set. There are two notable additions. One is that vector registers can now also be treated as vectors of integers (of various sizes); the other is that Intel added floating-point multiply-accumulate instructions. Haswell CPUs can issue two floating-point multiply-accumulate vector instructions per cycle.
The basic approach for our implementation is that all elements of Z q are represented as double-precision floating-point numbers. The mantissa of a doubleprecision float has 53 bits and a 29-bit integer can thus obviously be represented exactly. One might think that 53 bits are still not enough, because products of elements of Z q do not fit into the mantissa. However, the signature scheme never computes the product of two full-size field elements. The largest products appear in the matrix-vector multiplications Ay and Az. Matrix-vector multiplication. The matrix-vector multiplications Ay and Az are not only the operations which produce the largest intermediate results, they are also the operations which dominate the cost for signing and verification, respectively. The AVX and AVX2 implementations store the matrix A in transposed form which allows more efficient access to the elements of A in vector registers. One can think of the whole computation as a sequence of multiplyaccumulate instructions, where one factor is a vector register containing 4 coefficients of A, the other factor is a vector register containing 4 copies of the same coefficient of y (or z) and the accumulator is a vector register containing 4 result coefficients. Loading the same coefficient of y into all 4 elements of a vector register can be done efficiently through the vbroadcastsd instruction. Latencies can be hidden by interleaving instructions from the computation of independent vectors of result coefficients.
One might think that n · m = 532 · 840 = 446880 multiplications and accumulations translate into 111720 AVX and 55860 AVX2 cycles (because AVX handles 4 vectorized multiplications and 4 vectorized additions per cycle and AVX2 handles 2 × 4 vectorized multiply-accumulates per cycle), but this is not the case. It turns out that arithmetic is not the bottleneck but access to matrix coefficients. Note that if we store A as 446880 double-precision floats, the matrix occupies about 3.5 MB of storage -way too much for the 32 KB L1 cache. Also note that each matrix coefficient is used exactly once, which is the most cache-unfriendly access pattern possible. We overcome this bottleneck to some extent by storing the coefficients of A as 32-bit integers. We then load 4 coefficients (and convert to double-precision floats on the fly) using the vcvtdq2pd instruction of the AVX instruction set. An additional cost stems from reductions modulo q of coefficients. We can use lazy-reduction, i.e., we do not have to reduce after every multiply-accumulate. For example in the computation of Ay we have to reduce after 16 multiply-accumulate operations. Our software is currently overly conservative and reduces after 7 multiply-accumulates in both cases. We perform modular reduction of floating-point coefficients in the same way as [22] : We produce a "carry" by multiplying by a floating-point approximation of q −1 , then use the vroundpd instruction to round that carry to the nearest integer, multiply by q and then subtract the carry from the original value.
In total, the matrix-vector multiplication takes 278912 cycles on a Haswell CPU and 488474 cycles on an Ivy Bridge CPU.
Low-Level Optimization in NEON
Fast vector units are not only present in large desktop and server CPUs but also in mobile CPUs. Most ARM Cortex-A processors include the NEON vector extensions. These extensions add 16 128-bit vector registers. The most powerful arithmetic instructions are addition and subtraction of vectors of 4 32-bit integers or 2 64-bit integers (one per cycle) and multiplication of vectors of 2 32-bit integers producing as a result a vector of 2 64-bit integers (one every two cycles). The NEON instruction set also includes multiply-accumulate at the same cost of a multiplication.
For our optimized NEON implementation we represent elements of Z q as 32-bit signed integers. Products of coefficients in the matrix-vector multiplications Ay and Az are represented as 64-bit signed integers. Lazy reduction can go much further than in AVX and AVX2; we only have to perform one reduction modulo q at the very end of the computation.
In most aspects, the NEON implementation follows the ideas of the AVX and AVX2 implementations, but two aspects are different. One aspect is that simply storing the transpose of A is not sufficient for efficient vectorized access to the elements of A. The reason is that the ARM-NEON addressing modes are by far not as flexible as the Intel addressing modes. Therefore, we store the matrix A such that each vector load instruction can simply pick up the next 4 coefficients of A and then increment the pointer to A as part of the load instruction.
The other aspect is modular reduction. In NEON we are operating on integers so the modular reduction technique we use for floats in AVX and AVX2 does not work. This is where the special shape of q = 2 29 − 3 comes into play. Reduction modulo q on integers can be achieved with various different approaches, we currently use one shift, a logical and, and three additions to reduce modulo q. Obviously we always reduce two coefficients in parallel using vector instructions.
The penalty for access to coefficients of A is even higher than on the Intel platforms. Instead of 446880 cycles which one might expect from an arithmetic lower bound, matrix-vector multiplication takes 2448008 cycles.
Results and Comparison
Our software follows the eBACS API [10] and we will submit the software to eBACS for public benchmarking. In this section we do not report cycle counts obtained by running the eBACS benchmarking framework SUPERCOP. The reason is the same as in [22] : eBACS reports median cycle counts which is much too optimistic for the signing procedure which includes rejection sampling. Instead, we benchmark 10, 000 signature generations and report the average of those measurements. Verification does not include any rejection sampling and we thus report the more stable median of 10, 000 measurements.
We benchmarked our software on three machines, namely All benchmarks were carried out on just one core of the CPU and we followed the standard practice of turning off TurboBoost and hyperthreading. Table 3 reports performance results of our software and compares it to previous implementations of lattice-based signatures. As an additional contribution of this paper we improved the performance of the software presented in [22] . We report both the original and the improved cycle counts in Table 3 . For details on the improvement we refer to the full version of this paper. Compared with our work it becomes clear that usage of standard lattices only incurs a small performance penalty. This is remarkable, as no efficient and quasi-logarithmic-runtime arithmetic like the number-theoretic transform (NTT) is available for standard lattices. Moreover, for a security level matching the security level of GLP we expect our implementation to be much faster (m, n, q could be decreased). For BLISS performance we rely on the implementation given in [16] . However, an implementation of BLISS which uses techniques similar to those described in [22] , should be much faster due to smaller parameters and lower rejection rates than in GLP. The main problem of BLISS is that it requires efficient (and secure) sampling of Gaussian noise not only for key generation but also for signing. All efficient techniques for Gaussian sampling rely heavily on secret branch conditions or lookup tables, which are both known to create timing leaks (see [12] ). 
